

WHAT IS CLAIMED IS:

1 1. A method for detecting a boundary between two bytes X1 and X2
2 in a deserialized data stream, the data stream comprising N consecutive X1 bytes
3 followed by N consecutive X2 bytes, the method comprising the steps of:

4 storing a first M bytes of data, where M is smaller than N;
5 monitoring at least a subsequent second M bytes of data;
6 comparing each of said first M bytes to a value X1*;
7 comparing each of said second M bytes to a value X2*;
8 wherein X1* represents X1 or any value resulting from a bit shift of X1,
9 wherein X2* represents X2 or any value resulting from a bit shift of X2,
10 and wherein the X1X2 boundary is detected when each of said first M
11 bytes equals X1*, and each of said second M bytes equals X2*.

1 2. The method of claim 2 wherein said first M bytes are stored in a
2 first data register.

1 3. The method of claim 2 wherein said data register is a 128 bit
2 register.

1 4. The method of claim 1 wherein the data stream is a portion of a
2 SONET frame.

1 5. The method of claim 4 wherein X1 is the named byte A1 in a
2 SONET frame section header.

1 6. The method of claim 5 wherein X2 is the named byte A2 in a
2 SONET frame section header.

1 7. The method of claim 4 wherein the SONET frame is an OC-N
2 SONET frame, and wherein N represents the number of OC-1 frames multiplexed to
3 form the OC-N frame.

1 8. The method of claim 1 wherein M is substantially equal to half of
2 N.

1 9. A method of aligning data on a data bus along a boundary
2 between two bytes X1 and X2, the values on the data bus resulting from writing
3 consecutive groups of N bytes from a serial data stream, the serial data stream
4 comprising at least N consecutive X1 bytes followed by at least N consecutive X2
5 bytes, the method comprising the steps of:
6 storing at least a first set of bus values in a first register;
7 monitoring the subsequent second set of bus values;
8 comparing at least the first M bytes of the first register to the value X1*,
9 where X1* represents X1 or any value resulting from a bit shift thereof;
10 comparing at least the last M bytes of the subsequent set of bus values to
11 a value X2*, where X2* represents X2 or any value resulting from a bit shift thereof;
12 if each of the first M bytes equals X1* and each of the second M bytes
13 equals X2*, determining the extent to which X1 and X2 are respectively bit shifted
14 from X1* and X2*, and
15 based on the extent of the bit shift, shifting the bus data in a third
16 register such that mapping the data bus into a second register such that the extent of
17 the bit shift is compensated.

1 10. The method of claim 9 wherein the data bus is a 128 bit wide data
2 bus.

- 1 11. The method of claim 10 wherein the data registers are 128 bit
2 wide registers.
- 1 12. The method of claim 9 wherein the data stream is at least some
2 portion of a SONET frame.
- 1 13. The method of claim 12 wherein X1 is the named byte A1 in a
2 SONET frame section header.
- 1 14. The method of claim 12 wherein X2 is the named byte A2 in a
2 SONET frame section header.
- 1 15. The method of claim 12 wherein the SONET frame is an OC-N
2 SONET frame, and wherein N represents the number of OC-1 frames multiplexed to
3 form the OC-N frame.
- 1 16. The method of claim 9 wherein M is substantially equal to half of
2 N.
- 1 17. The method of claim 9 further comprising the steps of:
2 determining the extent to which the data bus is byte shifted with respect
3 to the X1X2 boundary,
4 and mapping the data bus into a third register such that the third register
5 contains either all X1 values or all X2 values at any point in time.

1 18. A SONET data processor comprising:
2 a first register coupled to an input SONET data bus;
3 a comparator having at least a first input coupled to the input data bus
4 and a second input coupled to the first register such that the comparator has
5 substantially simultaneous access to paralleled data associated with two successive
6 clock cycles,
7 wherein the comparator compares the values in some portion of the
8 input data bus with a predetermined value, and
9 wherein the comparator compares the values in some portion of the first
10 register with a predetermined value.

1 19. The SONET data processor of claim 18 further comprising:
2 a byte select bus outputted by said comparator whose value is
3 determined by the difference between the values in some portion of the input data bus
4 and a predetermined value, and the difference between some portion of the first
5 register with a predetermined value.

1 20. The processor of claim 19 further comprising:
2 a second data register coupled to said first data register wherein
3 the second data register stores the values stored in the first data register during a prior
4 clock cycle.

1 21. The processor of claim 20 further comprising:
2 a bit shifting circuit having at least three inputs and one output,
3 the first input coupled to receive some portion of the first data register's output, the
4 second input coupled to receive some portion of the second data register's output, the
5 third input coupled to receive the bit select bus, and the output coupled to generate a
6 new data comprising bit shifted data wherein each of the bytes in the new data has a
7 value equal to a predetermined value.

1 22. The processor of claim 21 wherein the bit shifting circuit
2 comprises an array of multiplexers.

1 23. The processor of claim 21 wherein the bit shifting circuit
2 comprises an array of multiplexers.

1 24. The processor of claim 23 further comprising a fourth data
2 register having at least one input coupled to the output of the third data register,
3 wherein the fourth data register stores the values stored in the third data
4 register during a prior clock cycle.

1 25. The processor of claim 24 further comprising byte shifting logic
2 having at least one input coupled to the output of the third data register, and adapted to
3 determine the difference between the value of the third data register and a
4 predetermined value, and to output a byte select control signal whose value is
5 determined in accordance with said difference.

1 26. The processor of claim 25 further comprising a byte shifting
2 circuit having a first input coupled to receive the value of the third data register, a
3 second input coupled to receive the value of the fourth data register, a the third input
4 coupled to receive the byte select control signal, and an output coupled to generate a
5 new data whose value for at least one clock cycle is equal to a predetermined value.

1 27. The processor of claim 26 wherein the byte shifting circuit
2 comprises an array of multiplexers.

1 28. The processor of claim 27 further comprising an output data
2 register having at least one input coupled to the output of the byte shifting circuit.

29. A SONET line card comprising:
an optical transceiver coupled to receive an optical signal and to convert the optical signal to an electrical signal;
an electrical transceiver coupled to receive the electrical signal and to deserialize the electrical signal into a plurality of parallel data streams;
a framer coupled to the electrical transceiver and configured to detect an A1A2 boundary of the electrical signal; and
a network processing unit coupled to the framer,
wherein, the framer comprises the SONET data processor of claim 18.

30. A method of processing data in a SONET frame, the method comprising:
receiving first and second consecutive N bytes of data;
comparing N/2 consecutive bytes of the first N bytes of data with a first predetermined pattern defined by the A1 byte in a SONET frame header;
comparing N/2 consecutive bytes of the second N bytes of data with a second predetermined pattern defined by the A2 byte in a SONET frame header;
if a match is found in both compare steps, forming a third consecutive N+1 bytes by combining the two N/2 consecutive bytes of data plus one additional byte;
shifting data bits in each byte of the third consecutive N+1 bytes so that each byte corresponds to an A1 or an A2 byte; and
shifting the A1 and A2 bytes to align N consecutive bytes along the A1A2 boundary.

31. The method of claim 30 wherein the N/2 consecutive bytes of the first N bytes comprises the first half of the first N bytes, and the N/2 consecutive bytes of the second N bytes comprises the second half of the second N bytes.

1 32. The method of claim 30 wherein the $N/2$ consecutive bytes of the
2 first N bytes comprises the second half of the first N bytes, and the $N/2$ consecutive
3 bytes of the second N bytes comprises the first half of the second N bytes.

1 33. The method of claim 30 wherein the first predetermined pattern
2 comprises the A1 pattern or any bit shifted version thereof.

1 34. The method of claim 33 wherein the second predetermined
2 pattern comprises the A2 pattern or any bit shifted version thereof.